Team2890/allwpilib
4
0
Fork 0
mirror of https://github.com/wpilibsuite/allwpilib synced 2026-06-20 00:51:42 +00:00
Code Issues Packages Projects Releases Wiki Activity
4,356 Commits 2 Branches 165 Tags
2bc0a7795c09654ed05697ca4945b801271cc75a
Commit Graph

3 Commits

Author SHA1 Message Date
Peter Johnson
a8bb2ef1c3 [sim] Fix ADXRS450_GyroSim and DutyCycleEncoderSim (#2963) 
These were broken by #2952.

Also fix Java ADXRS450_Gyro angle/rate SimValue names.
 2020-12-24 12:23:38 -08:00
Tyler Veness
7ae8c7b247 [sim] Use DutyCycleEncoder FPGA index for sim device number (#2803) 
The source channel doesn't necessarily correspond with the HALSIM device
index.
 2020-10-24 20:18:58 -07:00
Tyler Veness
1069019fd2 [wpilib] Add DutyCycleEncoderSim (#2798) 2020-10-23 20:18:49 -07:00