mirror of
https://github.com/wpilibsuite/allwpilib
synced 2026-06-20 00:51:42 +00:00
e71f454b9d
Rename the following folders: hal/lib/Athena -> hal/lib/athena hal/lib/Desktop -> hal/lib/sim hal/lib/Shared -> hal/lib/shared wpilibc/Athena -> wpilibc/athena wpilibc/simulation -> wpilibc/sim Windows users may need to run gradlew clean after updating.
42 lines
960 B
C++
42 lines
960 B
C++
// Class for handling DMA transfers.
|
|
// Copyright (c) National Instruments 2008. All Rights Reserved.
|
|
|
|
#ifndef __tDMAManager_h__
|
|
#define __tDMAManager_h__
|
|
|
|
#include "tSystem.h"
|
|
#include <stdint.h>
|
|
|
|
namespace nFPGA
|
|
{
|
|
class tDMAManager : public tSystem
|
|
{
|
|
public:
|
|
tDMAManager(uint32_t dmaChannel, uint32_t hostBufferSize, tRioStatusCode *status);
|
|
~tDMAManager();
|
|
void start(tRioStatusCode *status);
|
|
void stop(tRioStatusCode *status);
|
|
bool isStarted() {return _started;}
|
|
void read(
|
|
uint32_t* buf,
|
|
size_t num,
|
|
uint32_t timeout,
|
|
size_t* remaining,
|
|
tRioStatusCode *status);
|
|
void write(
|
|
uint32_t* buf,
|
|
size_t num,
|
|
uint32_t timeout,
|
|
size_t* remaining,
|
|
tRioStatusCode *status);
|
|
private:
|
|
bool _started;
|
|
uint32_t _dmaChannel;
|
|
uint32_t _hostBufferSize;
|
|
|
|
};
|
|
|
|
}
|
|
|
|
#endif // __tDMAManager_h__
|