mirror of
https://github.com/wpilibsuite/allwpilib
synced 2026-06-21 01:01:43 +00:00
HAL_GetFPGATime returns 0 if it starts with a non zero status. Always use monotonic clock for CAN times, rather then trying to sync FPGA. Change timeout from 50 ms to 100 ms.